

1/25




FIG 1

FOI b6 - 20655660

2/25

Inventor(s): Mihailo M. Stojancic, et al.

Serial No.: NYA

Docket No. 50325-0550





FIG. 2

FOR PGP 20055550

3/25

3/0



FOI b5 b7C 20655660

FIG. 3A

4/25

350

360
ARRAY OF 64 17x17 MULTIPLIER CIRCUITS

370
ARRAY OF 64 17-BIT MODULAR REDUCTION CIRCUITS

380
REGISTER FILE WITH 64 17-BIT
R1 REGISTERS

382
REGISTER FILE WITH 64 17-BIT
R2 REGISTERS

384
REGISTER FILE WITH 64 17-BIT
T1 REGISTERS

386
REGISTER FILE WITH 64 17-BIT
T2 REGISTERS

095500-091801

FIG 3B

5/25

50325-0550




FIG. 4

6/25




FIG. 5




FIG. 6

FIG. 6

FIG. 7




FIG. 7

9/25

FOIA b 7 - D 20255660

Note: Rectangular blocks on the same horizontal level overlap execution times.

- ← - Source Overwrites Destination Register
- ⊗ - Modular Multiplication with respect to w.
- ⊙ - Modular Multiplication with respect to v.
- ∠ - RNS Conversion




FIG. 8

10/25

Note: All busses are $64 \times 17 = 1088$ bits wide.




FIG. 9

FIG. 10




FIG. 10

12/25




FIG. 11

FIG. 11

13/25

Note: Rectangular blocks on the same horizontal level overlap execution times.

- \Leftarrow - Source Overwrites Destination Register
 \otimes - Modular Multiplication with respect to w .
 \odot - Modular Multiplication with respect to v .
 \angle - RNS Conversion




FIG 12A

14/25




FIG. 12B

15/25

Note: All busses are $64 \times 17 = 1088$ bits wide.




FIG. 13

16/25




FIG. 14

17/25




FIG. 15





FIG. 16

19/25

FIG. 15D



...




FIG. 17

20/25




FIG. 18

21/25




FIG. 19

201602053660




FIG. 20

23/25

8 Planes of Pipelined Hardware
for Simultaneous Execution




FIG. 21

24/25




FIG. 22

FIG. 23

